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A nanoelectromechanical device incorporating the nanocrystalline silicon nc-Si dots is proposed
for use as a high-speed and nonvolatile memory. The nc-Si dots are embedded as charge storage in
a mechanically bistable ﬂoating gate. Position of the ﬂoating gate can therefore be switched between
two stable states by applying gate bias. Superior on-off characteristics are demonstrated by using an
equivalent circuit model which takes account of the variable capacitance due to the mechanical
displacement of the ﬂoating gate. Mechanical property analysis conducted by using the ﬁnite
element method shows that introduction of nc-Si dot array into the movable ﬂoating gate results in
reduction of switching power. High switching frequency over 1 GHz is achieved by decreasing the
length of the ﬂoating gate to the submicron regime. We also report on experimental observation of
the mechanical bistability of the SiO2 beam fabricated by using the conventional silicon etching
processes. © 2006 American Institute of Physics. DOI: 10.1063/1.2360143
I. INTRODUCTION
Various bistable natures observed for nonsilicon materi-
als have been explored intensively for developing nonvola-
tile and random access memory RAM in order to achieve
high operating speed and long data-retention time simulta-
neously. For example, ferroelectric RAM, magnetic RAM,
and phase-change RAM are currently investigated as serious
candidates. However, all those memory devices require in-
troduction of an unconventional material into silicon device
fabrication processes. An alternative bistability mechanism is
therefore worth exploring only by using the conventional
silicon based materials.
Application of silicon micromachining technologies to
the nonvolatile memory device by using mechanical bistabil-
ity of the object was proposed by Peterson
1 and developed
by Hälg.
2 Silicon mechanical objects have a clear advantage
of future integration with advanced silicon circuits because
they can be fabricated with conventional silicon technology
consisting of oxidation, thin ﬁlm deposition, lithography, and
etching.
3 The operating speed of the electromechanical sys-
tems depends on the size of the mechanical object and it is
generally slower than the electrical switching speed on the
scale of micrometer range. However, signiﬁcant progress
of silicon nanofabrication techniques has also enabled to re-
alize the silicon nanoelectromechanical systems NEMS
with sizes of below 1 m along with the rapid scaling down
of the metal-oxide-semiconductor ﬁeld-effect transistor
MOSFET device. Since the operation frequency of electro-
mechanical systems increases with decreasing size, an ex-
tremely high-speed operation is expected in the downsized
NEMS. Recently, Huang et al. reported about 1 GHz oscil-
lation of the SiC beam, the dimension of which was 1.1 m
long, 120 nm wide, and 75 nm thick.
4 One order improve-
ments were made in a decade for both of the beam size and
the oscillation frequency.
5 Such high-speed motion in the
gigahertz range was also predicted on the multiwall carbon
nanotube with the length of 100 nm.
6,7
All these results could give us an idea that the bistable
nature of the NEMS has the possibility to realize a high-
speed nonvolatile memory device with the operation speed
of several gigahertz or higher. In this paper, we discuss sili-
con nanoelectromechanical nonvolatile memory device in-
corporating nanocrystalline-Si nc-Si dots. We used nc-Si
dots as charge storage in the mechanically movable object
with bistable nature. The operation principle of the NEMS
memory device in detail is described in the following sec-
tion. The movable ﬂoating gate is a key building block of the
NEMS memory device. We studied fundamental mechanical
properties of the movable ﬂoating gate theoretically in Sec.
III. We also mention about switching speed of the nanoscale
movable ﬂoating gate estimated by transient analysis. Fabri-
cation of a single beam structure and experimental observa-
tion of mechanical bistability of the beam is shown in Sec.
IV. Section V is dedicated to the summary of this paper. Part
of this work has already been reported elsewhere.
8,9
II. NONVOLATILE NANODOT NEMS MEMORY DEVICE
Figure 1 shows a schematic cross-sectional view of the
nanodot NEMS memory device. The NEMS memory fea-
tures a suspended ﬂoating gate beam in the cavity placed
aElectronic mail: tsuchi@neo.pe.titech.ac.jp
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charge storage. The ﬂoating gate is bent naturally, either up-
ward or downward. Its ends are clamped at the cavity side
walls. When the gate voltage is applied, the ﬂoating gate
beam moves via electrostatic interactions between the gate
electrode and the charge in the nc-Si dots. A positional dis-
placement of the ﬂoating gate may be sensed via a change in
the drain current of the MOSFET underneath. Mechanical
bistability of the beam is therefore essential for achieving our
nonvolatile NEMS memory, and a higher switching speed is
expected with reducing their dimensions down to the nanom-
eter regime. While the conventional ﬂash memory has big
issues of tunnel oxide degradation caused by repeated charge
tunneling and low write and erase speed, our NEMS memory
device has the advantages of no charge tunneling and the
high-speed write and erase operation. In addition, fabrication
process of the NEMS is compatible with conventional Si
process without introducing any other strange materials. We
can estimate the on-off ratio of this device simply from the
difference of surface potential change induced by applied
gate bias between upward- and downward-bent beams. We
assume the substrate is p-type Si, and the positive charge is
stored in the beam. The upward- and downward-bent states
correspond to “0” or “off” state and “1” or “on” state, re-
spectively. Structural parameters used for the present calcu-
lations are shown in Fig. 2a, where the cavity height is
200 nm and the initial displacement of the beam is assumed
to be 50 nm. Figure 2b shows an equivalent circuit we use
in this estimation. In Fig. 2b, CU is the capacitance between
the metal gate and the ﬂoating gate, CL is the capacitance
between the ﬂoating gate and the substrate surface, and Q is
the charge stored and conﬁned in the ﬂoating gate. Applied
gate bias Vg is given as
FIG. 1. Color online A schematic illustration of a NEMS memory device
incorporating nanocrystalline-Si dots.
FIG. 2. a A schematic illustration of the NEMS
memory cell model used in the on-off ratio calculation.
The position of the beam in “On” and “Off” states is
50 nm lower or higher than the center between surfaces
of control gate and substrate in the cavity. b Equiva-
lent circuit of the NEMS memory cell. The dashed line
shows the position of the surface of the substrate. CD is
the capacitance of the depletion layer. c Calculated
surface potential s as a function of applied gate volt-
age Vg. The solid and dashed lines correspond to the On
and Off states, respectively. Cases at the semiconductor
surface in a certain s range are depicted on the right
hand side with arrows.
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QU
CU
+
QL
CL
+ s, 1
where QU and QL are charges that emerge from the capacitor
surfaces and s is the surface potential on the silicon sub-
strate. The stored charge,
Q =−QU + QL, 2
is assumed to be maintained in the beam. The positional
change of the ﬂoating gate induces the change in CU and CL,
and then varies QU and QL. QL is equal to the absolute value
of the surface charge Qs, which is related to s as
QL = Qs =
2kT
qLD
Fs,
np0
pp0, 3
where LD is the Debye length, and np0 and pp0 are the elec-
tron and hole densities in the p-type substrate.
10 Figure 2c
shows surface potential curves for the on and off states cal-
culated from Eqs. 1–3 as a function of gate voltage. We
found large on-off ratio of 1010 from the difference between
s’s of on and off states at Vg=0 in the case with Q of 8
10−8 C/cm2, which corresponds to ns of 51011 cm−2,
where ns is the number density of charge storage in a unit
area. Note that the on-off ratio at Vg=0 was reduced to 10 in
the case with Q of 1.610−7 C/cm2, which corresponds to
ns of 1.01012 cm−2, and is not sufﬁcient for switching de-
vices. The above analysis shows that device operation is
quite sensitive to the amount of charge in the beam. If we use
a beam incorporating nc-Si of several nanometers in diam-
eter, we can easily control the area density of the charge in
the beam. Once an electron is stored in such a small Si nan-
odot, another electron transfer probability into the dot is
strongly reduced due to the Coulomb blockade effect even at
room temperature.
11 The amount of charge in the beam can
therefore be determined by the number of Si nanodots. We
used a very-high-frequency digital plasma process for nc-Si
deposition that facilitates deposition of nc-Si dots of 8±1 nm
in diameter.
12,13 Density of the 8 nm nc-Si dots is typically
about 1011–1012 cm−2 in a monolayer, which are the same
order with ns required for the large on-off ratio operation. We
can control the amount of the nc-Si dots precisely by adjust-
ing the deposition condition, therefore, we believe that this
technique is suitable for fabricating the charged beam.
III. THEORETICAL STUDIES OF BASIC DEVICE
CHARACTERISTICS
In this section, we discuss the basic device characteris-
tics theoretically. Mechanical properties of the movable
ﬂoating gate beam are closely related to the fundamental
characteristics of the memory operation, such as the switch-
ing speed and the operation voltage. We therefore estimate
several basic device characteristics by using the ﬁnite ele-
ment method FEM simulation, which is frequently used in
the analysis of mechanical properties of materials in terms of
elastic continuum approximation.
A. Effect of nc-Si incorporation on the mechanical
properties
First we study the effects of nc-Si incorporation on the
mechanical properties of the movable beam. Mechanical
properties of the beam were analyzed by using ADVENTURE
system,
14 a parallel three-dimensional 3D FEM simulator.
Here we focus on the nc-Si beam structure, in which a two-
dimensional array of nc-Si dots with the diameter of 10 nm
is embedded in a SiO2 ﬁlm Fig. 3a. We also investigated
a simple poly-Si beam structure, in which a thin Si sheet of
5.24 nm in thickness is placed between SiO2 layers Fig.
3b as a reference. The size of both beams is 200200
20 nm3, and the ratio of volume of Si to that of SiO2 is the
same for both beams. Young’s modulus and Poisson’s ratio
are 190 GPa and 0.27 for Si, and 70 GPa and 0.175 for SiO2,
respectively.
15,16 Figure 4 shows a calculated 3D image of
the beam deformed under a constant homogeneous pressure
with 5.010−10 N/nm2 parallel to the z axis, where the z
axis is perpendicular to the initial beam plane. We found the
FIG. 3. Color online a A 3D image of a nc-Si beam model used in this
calculation. The 2D array of spheres nc-Si dots is clearly identiﬁed in the
sheet SiO2. b An image of a poly-Si beam model in which a thin sheet
Si is placed between two SiO2 layers. The ﬁne lines in the ﬁgures show the
boundary of the mesh used in this study.
FIG. 4. Color online A calculated 3D image of the nc-Si beam model
deformed under a constant homogeneous load parallel to the z axis. Dark
area around the center of the beam was largely deformed.
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beam, which is larger than that of 48.5 nm for the poly-Si
beam with the same pressure. The result suggests that the
nc-Si-dot beam has an advantage for low power consump-
tion, because the relatively larger displacement was obtained
against the same applied force, which corresponds to the
applied gate voltage in terms of the NEMS memory opera-
tion.
B. Mechanical bistability
Next, we study mechanical bistability of the beam by
using NE/NASTRAN,
17 which takes account of the nonlinearity
in the load-displacement relationship. The buckling of the
beam should be introduced in the nonlinear analysis properly
because it is an essential phenomenon to realize the bistabil-
ity in the NEMS memory. Dimensions of the nc-Si-dot beam
are 400 nm in length, 200 nm in width, and 20 nm in thick-
ness. The initial buckled state was formed from the plane
beam as follows. First we introduce the internal stress by
loading a small force of 0.1 N along the x axis parallel to
the longest dimension of the beam. After we apply a light
load along −z direction, the initial downward-bent buckled
state was formed with the initial displacement of about
24 nm. With increasing the load along the +z direction
gradually, a sudden change of the displacement took place
due to the buckling of the beam at a point where the load
strength was about 0.5 N. We also observed a similar sud-
den change during gradual loading along −z direction. Figure
5 shows the maximum central displacement of the beam
from z=0 as a function of applied force, together with beam
shapes of the upward- and downward-bent states, respec-
tively. The hysteresis observed in Fig. 5 is a direct evidence
of bistability.
In estimation of elastic potential U, ﬁrst we shall evalu-
ate the restoring elastic force f against the beam deformation
as a function of the beam displacement. U can be calculated
from f by the following integration; U=−	fdz. Figure 6 dis-
plays U as a function of the beam displacement. We can
clearly identify a double minimum structure which is char-
acteristic of the bistable system. Note that the height of the
potential at zero displacement corresponds to the potential
barrier of switching between two bistable states. The value is
directly related to the magnitude of switching voltage. Al-
though the current result shows rather higher value about
10 kV, we can reduce this bias voltage down to several tenth
volts by choosing appropriate structural parameters of the
beam-in-cavity memory cell. Details will be described
elsewhere.
18
C. Estimation of write and erase operation speed
In this section, we estimate the write and erase operation
speed. Here, we have to consider the frequency of the oscil-
lation between two bistable states, which corresponds to
write and erase operation speed of the nonvolatile NEMS
memory device. Note that this frequency is different from the
resonance frequency of the beam. First, we brieﬂy mention
the result of a quite simple model based on the equation of
motion, md2Z/dt2=Ff, where Z is the maximum displace-
ment of the beam, m is the total mass of the beam, and F is
the external force applied to the beam along the z axis. The
elastic force f is represented as f=kSV/V, where k is the
elastic volume constant, S is the loading area, V is the vol-
ume of the beam, and V is the volume change of the de-
formed beam. If Z is positive, where f is acting against F,w e
use the minus sign in the equation of motion; if Z is negative,
the plus sign is used. We roughly estimated the oscillation
frequencies of about 2 GHz for the SiO2 beam with the size
of 110.1 m3 and of about 20 GHz with the size of
FIG. 5. A displacement of the beam was plotted as a function of applied
load parallel to the z axis. Abrupt change of the displacement of the beam
and clear hysteresis were observed, which are due to the mechanical bistable
nature of the beam. The images above and below the ﬁgure are the shape of
upward-bent beam at the Off state and that of downward-bent beam at the
On state, respectively.
FIG. 6. Elastic potential as a function of the displacement of the beam.
Double minimum structure which is characteristic of the system bistability
is clearly observed.
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write/erase operation in the NEMS memory was therefore
more than 103 times higher than that of the conventional
current ﬂash memory.
In order to investigate the size dependence of switching
speed further, we used transient analysis algorithm in the
nonlinear FEM simulator.
17 The damping of the motion was
ignored in this estimation. First we made a model shape of
the beam with an initial displacement of 100 nm. Then the
concentrated load of 300 N was applied to the beam for
0.1 s. An oscillation was clearly identiﬁed in the time evolu-
tion of the beam displacement. The oscillation frequency cal-
culation was performed for various beams with different di-
mensions. Figure 7 shows the estimated oscillation
frequency as a function of beam length at three different
beamwidths. The frequency increases with decreasing beam
length and beamwidth and increases rapidly below 4 mo f
the beam length. About 0.8 GHz was achieved for the beam
with the size of 1 m length and 0.5 m width. Further-
more, rapid increase up to gigahertz range is expected with
further reduction of the beam length. These estimations show
that the NEMS memory is promising for nonvolatile
memory, where the high-speed write and erase operation is
realized.
IV. EXPERIMENTAL STUDIES OF THE DEVICE
FABRICATION
In the following section, we show results of a single
beam structure fabrication which is considered as a step to-
wards the beam-in-cavity structure fabrication. The single
beam structure fabrication is also suitable for observing the
basic mechanical properties of the beam with a size below
several micrometers. We also show the result of nanoinden-
tor test for the single beam structure.
A. Fabrication of single beam structure
Schematic illustration of the single beam structure is
shown in Fig. 8a, and the fabrication process is as follows.
After wafer cleaning, 170-nm-thick SiO2 was formed by dry
oxidation followed by patterning with the help of photoli-
thography or electron-beam lithography. The pattern was
copied to SiO2 by using anisotropic dry etching with CF4
gas.A2 m undercut was realized by the following isotropic
plasma dry etching using CF4/O2 chemistry with a Si/SiO2
etching selectivity ratio of over 100.
The scanning electron microscope SEM images in
Figs. 8b–8d are beams after undercutting silicon under-
neath. Most beams bend upward naturally as shown in Fig.
8b, which was considered as a result of the release of me-
chanical stress stored in SiO2 during thermal oxidation. In
FIG. 7. The oscillation frequencies of the beam as a function of the beam
length are shown for beams with three different widths; 0.5, 1.0, and
2.0 m.
FIG. 8. a A schematic illustration of a SiO2 single layer structure fabri-
cated by etching of Si underneath using CF4/O2 plasma. The SEM images
of b an upward-bent thermally grown SiO2 beam, c a PECVD-grown
SiO2 beam with no bending, and d a downward-bent thermally grown SiO2
beam. Only thermally grown SiO2 beams show bending after undercutting.
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deposition PECVD, no bent beam was observed as shown
in Fig. 8c. Note that several downward-bent beams were
also observed as shown in Fig. 8d. We also observed vari-
ous deformation modes in the longer beams. All of these
results showed that thermal stress induced during oxidation
plays an important role to form initially bent beam, which is
a crucial building block for the nonvolatile memory opera-
tion in the NEMS memory device. Control of the internal
stress in the SiO2 beam is therefore an important issue for
further process optimization.
B. Direct observation of mechanical bistability
In order to investigate the bistable nature of the beam
more directly, we applied the nanoindenter type loading
system
19 to our single SiO2 beams. As was already men-
tioned, most of the fabricated beams bend upward. Figure
9a shows a typical SEM image of the upward-bent beam in
the test chip. We loaded around the center of the beams with
the tip of the nanoindenter. Figure 9b shows a SEM image
of a single beam taken after loading. We observed clear
downward-bent beam, which was the direct observation of
the bistable nature of the beam. This result also suggests that
the bistable states can be switched by applying an external
force. It is important to estimate a value of external force
required for switching the beam. No anomaly was, however,
observed on the load-displacement curve, which means the
force necessary to switch the beam is below 
10 N, the
resolution limit of the nanoindenter. This result is quantita-
tively consistent with the calculation results in Fig. 5, where
the buckling took place at 
0.5 N.
V. SUMMARY
We proposed the nanodot NEMS memory device which
can realize the high-speed and nonvolatile memory operation
and can be fabricated with well-compatible processes with
current silicon technologies. Sufﬁcient on-off ratio was esti-
mated from the analysis of the equivalent circuit model. We
also suggested that the nc-Si dot incorporation into the mov-
able ﬂoating gate beam had the advantage of low power op-
eration. We clearly observed the mechanical bistability of the
movable ﬂoating gate beam both experimentally and theo-
retically. About 1 GHz switching speed was estimated by
FEM simulation, which is applicable to future high-speed
and nonvolatile memory device.
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